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Abstract—Medium-voltage dc/dc converters have recently
acquired importance in the smart grid and dc distribution frame-
work. However, several open issues remain with regard to the
reliability of such systems. This paper proposes a modular isolated
dc/dc converter with multiple quadruple active bridge building
blocks. This design, in combination with a virtual resistor-based
control, weights the paths depending on the components wear-out
and can balance the stress of the semiconductors in the attempt
of extending overall system lifetime. The effectiveness of the
approach is demonstrated in simulations and supported with
measurements on a small-scale demonstrator with open modules,
built in order to verify in real time the capability of controlling
the thermal stress of the semiconductors.
Index Terms—DC-DC power converters, power transformers,
smart grids.
I. INTRODUCTION
THE increase of decentralized energy production challengesthe actual distribution grid [1], [2]. In many countries, the
generation and the consumption are spatially separated and the
energy, often produced by stochastic sources, needs to be trans-
ferred over a long distance [3]. This calls for new concepts to
transfer the power without overloading the grid feeders, allow-
ing the integration of storage and new loads, such as electric
vehicles charging stations [4].
In the current configuration, the transformers are passive de-
vices, which do not enable active grid management and the
integration of storage. To address the current and the future sys-
tem level challenges, there is a trend to install more intelligent
devices in the grid to enable new grid services [5]. In this frame-
work, dc/dc converters with high step-up ratio represent the key
for the implementation of solid-state transformers (SST), which
can regulate reactive power, active power (to a certain extent)
for the optimization of grid feeders, integrate storage, and inter-
act with the distributed energy sources [6]. The most adopted
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Fig. 1. Structure of the proposed work from analysis to simulations and ex-
perimental results.
way in the literature to solve this task is to realize series/parallel
structures based on single-input single-output dc/dc converters
with high-frequency transformers [7], such as the dual active
bridge (DAB) [8].
Also, resonant converters, such as the series-resonant con-
verter (SRC) or the LLC converter, can be adopted to this aim.
In particular, given the open-loop voltage stability of the SRC,
this solution has been adopted in SST concepts [9].
Recently, the development of modular multilevel converters
(MMC) has pushed researchers to extend their use even to the
dc/dc realm, where an MMC leg can be used as a quasi-two-level
cells operating with high voltage [10]. Push–pull configurations
of the MMC operating as a dc/dc converter are reported too [11].
This paper presents a modular dc/dc converter based on mul-
tiport cells that are connected in series and in parallel, in order
to have multiple paths through which the power can be routed.
A power sharing technique between the cells is then proposed,
with the aim of relieving the stress from the most deteriorated
cells. In fact, while modular structures can be made fault tolerant
either at system or at cell level [12], the novelty of this approach
is that the control tries to delay the time of the failure by shift-
ing the thermal stress to the healthier part of the converter. The
proposed solution is described, analyzed, and simulated at sys-
tem level, where the iteration among multiple building blocks is
shown. A simulation showing the long-term effects on a single
building block is carried out, and an experimental setup is built
to confirm the latter result.
This paper is organized as shown in Fig. 1. Section II describes
a possible application of the dc/dc converter to an SST. Sections
III and IV deal with the control. Section V investigates the opera-
tion of the dc/dc stage in the medium voltage (MV) structure and,
Sections VI and VII demonstrate the approach on a system level
as well as for a building block for the proof of the concept.
Finally, Section VIII draws the conclusion.
II. SST ARCHITECTURE AND BASIC CONTROL
For this paper, a three-stage SST [6] is chosen, and a basic
drawing is reported in Fig. 2. The availability of dc-links in both
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Fig. 2. Schematic architecture of the three-stage SST with the control objec-
tives of each stage.
MV and low voltage (LV) side allows us to provide services
to both MV and LV grid. Each converter controls a specific
variable: The LV converter implements a voltage closed-loop
control to ensure optimal voltage waveforms with low THD.
The dc/dc converter controls the LV dc-link voltage, ensuring a
stable supply for the LV converter. It also performs the balancing
of the MV cells. Finally, the MV converter implements the MV
ac closed-loop current control in order to regulate the total MV
dc-Link voltage. For MV converter topologies that do not feature
a common dc-link, the sum of the MV dc-link can be controlled
instead of the total voltage.
This paper is focused on a specific modular architecture of the
high-frequency dc/dc stage, that is based on multiple quadruple
active bridge (QAB) converters [13], [14]. The concept can be
extended to an arbitrary number of ports [15]. For increased
flexibility, the separate control of the phases in the MV and
LV is considered, and cascaded H-bridge (CHB) are considered
in the MV. The dc/dc stage is composed of multiple QABs
connected to a LV full bridge (FB) and to the CHB cells. A
detailed example of the interconnections between the QABs
and the CHB is reported (for one phase only) in Fig. 3. The LV
ac inverter is omitted in the drawing, since it is not the focus of
this paper. The two LV dc-links can be connected to separate
three-phase converters or together to constitute the dc-link of a
monolithic three-phase converter. In the figure, different colors
describe different connections to the LV dc-links, highlighting
the specific connections between the MV and LV dc-links. A
change in V MV2 can directly affect V LV1 (direct connection), while
a change in V MV1 will affect both V LV1 and V LV2 . This basically
means that the power from V MV2 can be directly routed only
to V LV1 ; in the case power from V MV2 needs to be routed to
V LV1 , an intermediate step is needed, where the MV ports of
the QAB exchange power among themselves. Many degrees of
freedom for the connections are present, depending on physical
constraints (insulation voltage of the secondary windings) or
the degree of imbalance that is expected from the LV dc-links,
to optimize a specific operating point. The optimization of the
connections of the dc-links is object of future research.
The QAB schematic is shown in Fig. 4(a), along with
the idealized waveforms in (b). In this figure, the conditions
V DCb = V
DC
c = V
DC
d and equal phase shift are assumed; the
QAB behaves exactly like a DAB and ia results from the equal
contribution of the other ports. The phase-shift modulation rep-
resents the simplest choice and a good solution if wide voltage
variations do not happen in normal operating condition. One of
Fig. 3. Proposed architecture of smart transformer. The power paths between
MV and LV are highlighted depending on the target LV dc-link.
the issues of the phase-shift modulation is the reactive power
that each port is processing. Reactive power is defined when
the current and the voltage at one port do not have the same
sign and is visualized in Fig. 4(b). Therefore, the reactive power
can be defined as Q = fswV DCa
∫ t2
t1
ia(t)dt, where t1 is the zero
crossing instant of the current at port a, t2 is the switching time
of port a, and fsw is the switching frequency. As it will be shown
in the following, this fact is limiting the operation to small phase
shifts, in order to limit the losses. The choice of the modulation
and its thorough optimization is, however, not the core of this
paper and has been investigated in [8], [16].
Multiple QABs will be connected to the LV and MV side,
in order to obtain the desired medium-voltage level and ensure
redundancy. The MV side controls the sum of the MV dc-link
voltages, while the dc/dc ensures the balance between the CHB
dc-links and regulates the LV dc-link voltage.
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Fig. 4. QAB: (a) Circuit, (b) idealized phase-shift waveforms, and (c) equivalent virtual resistor schematic.
III. LIFETIME-BASED CONTROL OF THE SST
In order to enable the power sharing, a droop control based on
virtual resistors is implemented [17]. The concept is based on the
fact that the parallel connection of ideal voltage sources is not
possible, while if they were coupled through an impedance, the
modulus of this impedance could be used for the power sharing
(with the source having the higher output impedance giving less
power). Since a physical impedance would add components and
unacceptable losses, a resistance is mathematically emulated in
the controller in order to have the same behavior of a resistor
connected in series to a voltage source. Consequently, when the
current provided by the source increases, the voltage decreases.
Virtual resistors are used both in the LV and MV sides of
the dc/dc converter, as depicted in Figs. 4(c) and 5(a). A low-
frequency equivalent circuit of the QAB is reported in Fig. 5(b).
Controlled current sources represent the power transfer due to
the phase-shift modulation. The virtual resistors Rva–Rvd are
introduced only in the control and do not correspond to any
physical component in Fig. 5(a). In this paper, it is assumed
that each cell of the CHB processes the same amount of power
(as the most usual application case). It is exactly by changing
the value of the virtual resistor that the power routing will take
place, as it will be explained in the following.
The control of the SST is based on a lifetime model. Each
FB of the QAB has a consumed lifetime A ∈ (0, 1), whereby
A = 0 describes unstressed power semiconductors and A = 1
determines the end of life for the power semiconductors. A pos-
sible model to determine A is the linear Palmgren Miners rule,
which is based on Rainflow counting of the power semiconduc-
tors junction temperature and damage accumulation [18].
In the configuration chosen for this paper (see Fig. 3), two
LV dc-links and six MV dc-links are considered. The repetition
of three of these structures would allow a complete three-phase
to three-phase converters to be made, with at least two LV con-
verters for LV phase.
In the following, the notation is divided so that the letters
a, b, c, d denote the single QAB ports, with port a being the
LV one [see Fig. 4(c)], while the numbers 1, 2, 3, 4 refer to the
QAB.
Equation (1) represents the total age of QAB1 that can be
conceptually visualized as the series connection between the
“age” of the LV port Aa1 and the equivalent parallel of the
three MV ports Ab1 , Ac1 , Ad1 . It is important to note that A1
now represents an aggregate lifetime so a direct relation to the
Palmgren–Miner rule is not possible anymore. In fact, the total
age is used only for the virtual resistance calculation and not for
the lifetime estimation, so its physical meaning is not important.
Since in this example QAB1 and QAB3 (as defined in Fig. 3)
are connected to LV dc1, the power request by this dc-link
will be shared in an inversely proportional way [see (2)] and
the resulting virtual resistor for QAB1 is expressed in (3). The
term R0 constitutes the proportionality between the age and
the resistance, and represents a degree of freedom. However, a
higher virtual resistance implies a higher steady-state error in
the voltage control. The QAB can, therefore, be represented as
an equivalent virtual resistor Rv [see Fig. 4(c)], that is related to
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Fig. 5. QAB control. (a) Control structure with regulators and virtual resistors, (b) Low-frequency model of the QAB.
the total lifetime of the converter. In fact, if the LV side is aged
or the three MV ports are aged, the idea is to set Rv to a high
value to reduce the power transferred by this QAB.
This first control allows us to select how much power is
processed by each QAB through its LV side, whereby a big-
ger resistance would cause the current to be diverted to other
QABs. The virtual resistances of the MV ports of the QAB are
proportional to their single lifetime (4); this allows rerouting the
power in the MV side in the case of a healthy LV module and
a deterioration of a single MV cell. The coefficient 9/2Rv1 is
added so that when all the H-bridges of the complete structure
have the same age, the QAB presents a resistance Rv1/2 in the
LV side and three parallel resistances of value 3Rv1/2 in the
MV side. Overall, the total virtual resistance of a QAB seen
from the three MV ports in parallel and the LV one is equal to
Rv1
A1 =
Aa1
2
+
3Ab1 ·Ac1 ·Ad1
2 (Ab1 ·Ac1 + Ab1 ·Ad1 + Ac1 ·Ad1) (1)
P1
P3
=
A3
A1
(2)
Rv1 = R0
A1
A1 + A3
(3)
Rva1 =
Rv1
2
Rvb1 =
9
2
Rv1
Ab1
Ab1 + Ac1 + Ad1
. (4)
It is worth noting that the imbalance happens only in the
dc/dc side, and the power processed by the cells of the ac side is
equally shared. If the ac cells were to process different powers,
since they are series connected, a different ac voltage would
result for each cell. However, the possibility of increasing the
ac voltage is limited by the dc-link voltage. For this reason,
in order to not modify the principle of operation of the CHB
converter, it is assumed that the ac cell, and the MV dc-link as
a consequence, process the same amount of power.
It is true that the maximum power limits of a dc path could be
reached, preventing this condition to be fulfilled. In this case, the
power routing control would be disabled because higher priority
is given for supplying the load. The proposed power routing is
to be applied only in partial load condition.
IV. STABILITY ANALYSIS
In order to assess the stability margin and the performance
of the virtual resistor-based power routing shown in Fig. 5(a),
the simplified model of Fig. 5(b) is adopted, and the phase-shift
modulation is represented by the currents iDCa − iDCd . For the
control of the QAB in its presented configuration, the power
transfer between the LV side and the MV side needs to be
controlled by the PI controller of the “LV dc-link control.” This
controller determines the phase shift between the primary and
all secondary-side ports. Furthermore, the MV dc-links need
to be balanced and this is performed with two additional PI
controllers in the “MV balancing control.”
The intrinsic cross-coupled nature of the QAB causes inter-
actions between the different ports during the transients because
the modification of a phase shift would alter the power transfer of
the other modules. While it does not constitute a stability prob-
lem, feedforward compensation can be realized. The nonlinear
characteristic of the power transfer does not need to be taken
into account if the system is designed to transfer the maximum
power with a phase shift smaller than π/8.
CLV and CMV are the dc-link capacitances in the low- and
medium-voltage sides. V DCa represents the generic LV port and
V DCb , V
DC
c , V
DC
d the generic MV ports. The currents with the
“out” superscript represent the output currents, which are used
for the virtual resistance implementation, and are considered as
disturbances.
Equations (5)–(8) represent the current balance at the ca-
pacitors, (9) represents the PI controller used to control the LV
side, and (10)–(12) show the implementation of the PI balancing
controllers.
In order to evaluate the positions of the poles, also the MV
outer voltage loop must be considered, and this is represented by
an additional PI regulator with parameters KCHBP and KCHBI .
In this case, the measured value for the outer voltage controller
is the sum of the individual MV dc-link voltages, since the CHB
converter does not feature a common dc-link. The balancing of
the CHB cells is performed by the proposed dc/dc converter. The
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TABLE I
SIMULATION PARAMETERS
fsw 40 kHz·s BWLV 150 Hz
R 6.6 s BWC H B 300 Hz
Ts 1e−4 s L l k 0.035 mH
C LV 0.33 mF C M V 0.33 mF
K LVI 0.2029 K LVP 0.0014
K M VI 0.2029 K M VP 0.0014
K C H BI 673 K C H BP 1.19
V refx 400 V V MV∗avg 2400 V
delays of the pulse width modulation and of the discretization
are neglected, since the control dynamics are set well below the
Nyquist frequency
V DCa =
1
CLV
∫
− (iDCb + iDCc + iDCd − iouta
)
dt (5)
V DCb =
1
CMV
∫ (
iDCb − ioutb
)
dt (6)
V DCc =
1
CMV
∫ (
iDCc − ioutc
)
dt (7)
V DCd =
1
CMV
∫ (
iDCd − ioutd
)
dt (8)
iDCa = −KLVP
(
V ∗LV − V DCa + Rv iouta
)
− KLVI
∫ (
V ∗LV − V DCa + Rv iouta
)
dt (9)
iDCb =
iDCa
3
−KMVP
(
V DCb −Rv ioutb − V DCc + Rv ioutc
)
− KMVI
∫ (
V DCb −Rv ioutb − V DCc + Rv ioutc
)
dt
(10)
iDCc =
iDCa
3
+ KMVP
(
V DCb −Rv ioutb − V DCc + Rv ioutc
)
+ KMVI
∫ (
V DCb −Rv ioutb − V DCc + Rv ioutc
)
dt
+ KMVP
(
V DCd −Rv ioutd − V DCc + Rv ioutc
)
+ KMVI
∫ (
V DCd −Rv ioutd − Vc + Rv ioutc
)
dt (11)
iDCd =
iDCa
3
−KMVP
(
V DCd −Rv ioutd − V DCc + Rv ioutc
)
− KMVI
∫ (
V DCd −Rv ioutd − V DCc + Rv ioutc
)
dt.
(12)
The parameters of the simulations are reported in Table I,
where also the sampling time Ts of the control and the leakage
inductance of the four-phase transformer are reported.
Due to the high complexity and high number of in-
puts/outputs, a simplified design procedure is proposed. The pro-
cedure is based on the technical optimum criterion that allows
Fig. 6. Pole map of the closed-loop control system of one leg of the SST.
us to maximize the phase margin in the case of system with a
pole in the origin (such as in the case of dc voltage controls).
The system to be controlled, when all the MV ports are given
the same phase shift ϕ, is represented by (13), so the gain G
of the plant can be calculated by linearizing the system around
the point ϕ = 0 [see (14)]. This approximation is valid if the
converter is designed to operate with small phase shift. It is to
be noted that due to the interactions between the active bridges,
at the denominator, the equivalent leakage inductance is 4Llk
instead of Llk , as may be expected from the DAB equation
iDCa =
V DCb + V
DC
c + V
DC
d
8πLlkfsw
ϕ
(
1− ϕ
π
)
(13)
G =
diDCa
dϕ
=
V DCb + V
DC
c + V
DC
d
8πLlkfsw
(
1− 2ϕ
π
)
. (14)
In this way, the PI controller can be tuned with a specific
bandwidth BWLV . Due to the presence of one pole in the origin,
the time constant of the PI regulator τLV = K
LV
p
K LVi
must be chosen
to be bigger than the desired one for the closed-loop system. The
ratio R = τLVBWLV basically selects the phase margin. The
gain of the regulator can, therefore, be calculated as KLVp =
C LV BWLV
G
√
1+ 1
R 2
and by choosing R = 6.6 a phase margin of 80◦ is
obtained.
The same parameters are chosen for simplicity for the balanc-
ing regulators. Regarding the tuning of the outer voltage loop,
the same procedure with BWCHB is performed. As a design
rule, the bandwidth of the outer voltage control should be wider
than the one for the QAB.
In order to verify that this simple design procedure allows us
to realize a stable system, the pole map of the overall state-space
model is calculated and is shown in Fig. 6. The system shows
multiple complex conjugated poles, but is stable. The validity
of the state-space model has been confirmed by comparing its
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Fig. 7. Comparison between the state-space model and the switching model
during a step change of the reference in the LV side.
Fig. 8. ZVS at turn-on range of the QAB for symmetrical power transfer
operation. The black line shows the ZVS border and the numbers on the contour
lines depict the reactive current in percent of the load current.
output with the complete phase-shift model with the switches,
and the agreement is excellent, as demonstrated in Fig. 7, where
the outputs of the two models are compared for a step change in
the reference for the low voltage side. The authors are confident
that despite the assumption made, the pole map of Fig. 6 repre-
sents a good approximation of the complete system dynamics.
V. ANALYSIS OF THE QAB OPERATION
In this section, the operation of the QAB will be analyzed, in
particular, the soft-switching boundaries and the operation with
power imbalance.
A. Zero Voltage Switching (ZVS) Range
In order to achieve ZVS turn-on of the devices, at the switch-
ing instant, the current must flow in the antiparallel diode. The
soft-switching of the QAB can be calculated in a similar fashion
to the DAB [16], extending the condition to all bridges. Fig. 8
depicts the simulation results for the ZVS range of the QAB, for
symmetrical power transfer operation. M = V M V
V LV
is the voltage
Fig. 9. Contour plot for different power imbalance conditions introduced to
one port. The black lines show the ZVS border and the numbers on the contour
lines depict the reactive current in percent of the load current.
transfer ratio and d = ϕπ is the normalized phase shift. The con-
tour lines depict the reactive current at port a, defined above,
in percent of the average load current and the thick black line
depicts the ZVS border. When the QAB is operated in the area
left of the black line, ZVS is lost. As a result, these bridges
are hard switched at turn-on. In addition, the reactive current
is increasing rapidly when operating in these regions as can be
seen in Fig. 8.
If the voltages on the primary side and on the secondary
side are equal (M = 1), ZVS at turn-on is achieved for the full
power range of the QAB. For M = 1, ZVS at turn-on is lost
for light loads (small phase shifts). As a conclusion, the ZVS at
turn-on range of the QAB is decreasing with increasing voltage
imbalance.
B. Power Imbalance
The core proposal of this paper is that an unbalanced power
transfer can be realized to improve the lifetime of the converter.
However, the cost of this procedure in terms of efficiency re-
duction should be evaluated in order to find the optimal tradeoff
between thermal control and efficiency [19].
Fig. 9 depicts how the reactive current and the ZVS border are
changing with different power imbalances, defined as kc = PcPb
and kd = PdPb . The power distribution of the secondary-side ports
is being changed so that one of the input ports is transferring
power while the overall power transfer remains constant. The
following four power transfer situations are depicted in Fig. 9:
1) symmetrical power transfer operation (kc = 1, kd = 1):
secondary-side ports power distribution 33.3%: 33.3%:
33.3%;
2) asymmetrical power transfer operation (kc = 1, kd =
0.6): secondary-side ports power distribution 38.5%:
38.5%: 23%;
3) asymmetrical power transfer operation (kc = 1, kd =
0.2): secondary-side ports power distribution 45%: 45%:
10%;
4) asymmetrical power transfer operation (kc = 1, kd = 0):
secondary-side ports power distribution 50%: 50%: 0%.
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Fig. 10. Efficiency of the QAB normalized to the maximum efficiency (sym-
metrical power transfer operation) as a function of the transferred power. The
power distribution of the unbalanced power transfer is 50% : 25% : 25% for
the three secondary-side ports.
It can be observed that with increasing power imbalance, the
contour lines (constant reactive power) are moving to lower
phase shifts.
C. Efficiency and Losses Distribution
Power losses calculations were done in order to assess the effi-
ciency decrease in the case of unbalanced operation. The model
of the insulated gate bipolar transistor (IGBT) SIGC32T120R3E
was used in PLECS. In order to characterize the device’s thermal
model, a double-pulse test stand was used to evaluate the switch-
ing and conduction losses, and the results are published in [20].
As long as the converter is operating in soft-switching condition,
the turn-on losses and the reverse-recovery losses do not happen.
Fig. 10 depicts the efficiency in the simulation of the QAB nor-
malized to the maximum efficiency ηmax , for symmetrical and
asymmetrical power transfer operation (power distribution of
the three secondary-side ports 50% : 25% : 25%). The voltages
are equal at the primary and the secondary sides of the converter
(VDC = 400 V, M = 1). The efficiency shows a maximum for
low power, compatible with the characteristic of an IGBT con-
verter that has a constant component of the voltage drop, then
starts decreasing when the resistive losses become dominant.
The simulation also shows a nonlinear decrease in efficiency for
power higher than 10 kW that can be attributed to the nonlinear
increase in reactive current for higher phase shifts. Based on the
simulation, the efficiency with unbalanced power transfer is in
average 0.63% lower than for balanced power transfer.
The study of the overall efficiency depending on the dc volt-
age and of the switching frequency is outside the actual scope
of this paper, that is to show that only a little decrease of effi-
ciency takes place during unbalanced operation. The efficiency
optimization happens in the design phase, and can be performed
by using standard optimization techniques reported in the liter-
ature. This constitutes the starting point of the analysis, and is
the reason why the efficiency is normalized to the maximum
value. The price of the power routing capability is a decrease of
the efficiency, but it has been shown that this decrease is limited
in extent.
VI. SIMULATION RESULTS
Simulations are carried out considering the structure in Fig. 3,
where each dc-link reference is set to 400 V, the switching fre-
quency is 40 kHz with phase-shift modulation, and the dc ca-
pacitors are 330 μF. The transformers have unity turn ratio. The
age of the modules is assumed to be different in the modular
structure for different possible reasons, such as thermal imbal-
ances, parameter tolerances, or because of the choice of a re-
pairable system, where all cells have different age, as explained
in [21].
The simulations are carried out with MATLAB/Simulink and
the PLECS toolbox. First, a variation in the aging indicator
of a secondary-side bridge Ad3 and the primary bridge Aa4
is demonstrated in Fig. 11. In particular, for each QAB, the
lifetime parameters (age and virtual resistance) as well as the
power processed by each QAB port are reported.
Initially, all primary and secondary bridges have the same
aging indicator, and constant power of 2 kW is processed by
each QAB. All bridges are processing the same power, until at
t = 0.5 s, the aging indicator of one secondary bridge in QAB
3 is increased. This results in an increase of the virtual resistor
and the power for the according cell is reduced. Due to the
modular interconnection of the cells, the power Pb4 in QAB 4 is
increased. At t = 1.5 s, the primary aging indicator Aa4 of QAB
4 is increasing and further unbalances the power transfer. As a
result, the power in all bridges of QAB 4 is decreased, while the
parallel structure of QAB 2 has to process higher power.
The second simulation in Fig. 12 is showing the influence
of the virtual resistances on a power cycle. It is assumed that
all secondary bridges have equal aging indicator. Instead, on the
primary side, the aging indicator of QAB1, QAB2, and QAB3 is
assumed to be equal, i.e., A1 = A2 = A3 , while QAB 4 shows a
higher aging indicator A4 > A1 . The power is already unequally
shared during constant power operation and a sinusoidal half-
wave-shaped power cycle of ΔP = 4 kW is applied to show
the power sharing among the QABs. Similar to the constant
power operation, the power cycle is unequally shared, resulting
in different magnitudes of the power cycle for the QABs, which
are quantified in Fig. 12. Particularly, the load in all bridges of
QAB4 is significantly reduced, while the power cycle in QAB 2
is increased in all bridges. The power cycle in the primary bridge
of QAB2 is approximately 2.4 times higher than the power cycle
in the primary bridge of QAB 4.
The aim of these simulations is to prove that the power can
be routed depending on an indicator of the consumed lifetime
of the basic cells, leading to different power cycles within the
system. Similar to the reduction of power cycles, the cycles
of the power semiconductor’s junction temperatures, which are
causing wear out, can be controlled. If the age increases, the
control reduces the stress on those semiconductors, and the dis-
tributed droop control keeps the correct dc-link voltages across
the whole converter to delay the time of the next maintenance.
How the age of the semiconductor is determined is outside
the scope of this paper, which demonstrates the power rout-
ing principle. However, to demonstrate the effect of the power
routing on the lifetime, a system consisting of a single QAB is
chosen, as shown in Fig. 13(a), with the QAB parameters as in
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Fig. 11. Simulation: Power routing by the SST assuming change of the component lifetime. Constant power case. (a) QAB1. (b) QAB2. (c) QAB3. (d) QAB4.
Fig. 12. Simulation: Power routing by the SST assuming change of the component lifetime. Power cycle case. (a) QAB1. (b) QAB2. (c) QAB3. (d) QAB4.
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Fig. 13. QAB configuration for the virtual resistance test: (a) circuit connec-
tion (b) control.
Table I. The values of the virtual resistors are variable, because
they are used to route the power in the system. As a difference
to the case studied before, this QAB has two parallel connected
ports on the primary and two parallel ports on the secondary
side. This requires to change the control diagram of the QAB
as presented in Fig. 13(b). A regulator outputs the phase shift
between the primary and the secondary sides, while the virtual
resistors allow controlling the power distribution of the overall
power in the parallel ports. The resulting power flow paths are
two redundant paths on the primary and two redundant paths on
the secondary side.
For this system, the long-time effect of the power routing
is demonstrated. As pointed out before, different lifetime con-
sumption is assumed for the different power converter cells.
Moreover, in this case, the long-time increase of the age in all
cells is assumed to be different, whereby the aging of cell a
is happening faster than that of cell d. On the secondary side,
the aging of the cell c is slower than the aging of cell b. For
demonstration, the lifetime is modeled by setting the age Aa ,
Ab , Ac , and Ad proportional to the integral of the losses of the
power semiconductors. From this age, the virtual resistors are
derived, whereby the cells on the primary and secondary sides
are modeled as parallel resistors as exemplary shown as follows
for the virtual resistance of cell a:
Rva =
Aa
Aa + Ad
. (15)
Fig. 14. Simulation: Power routing in one QAB with two primary and two
secondary ports. (a) Primary side. (b) Secondary side.
Fig. 15. Picture of the laboratory setup with a QAB prototype and a high-
speed infrared camera for junction temperature measurement in one open IGBT
module.
The power routing for the primary side is shown in Fig. 14(a)
and the aging of the secondary side is shown in (b). For the first
two years, this is presented without the power routing showing
that on both sides one cell is going faster toward its end of
life than the other one. By activating the power routing, the aging
of the cell with higher wear-out is slowing down, while the aging
of the other cell is accelerating. Affected by the activation of the
power routing, the virtual resistors change and then converge to
each other as expected for decreasing difference in the age. The
power of the most aged cell is reduced as intended.
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Fig. 16. Measurement: Power routing by the SST assuming different component lifetime: Voltage and current waveform of one QAB for different load sharing
and thermal images of the used open IGBT module. (a) Reduced load for recorded FB. vb , vc 100 V/div, ib 2 A/div, ic 5 A/div, time step 10 μs/div. (b) Equal load
sharing for the FBs. vb , vc 100 V/div, ib 2 A/div, ic 2 A/div, time step 10 μs/div. (c) Increased load for the recorded FB. vb , vc 100 V/div, ib 5 A/div, ic 2 A/div,
time step 10 μs/div. (d) Reduced load for the recorded FB. (e) Equal load sharing for the FBs. (f) Increased load for the recorded FB. (g) Variation of the virtual
resistors for a variation in the power routing. ioutb 1 A/div, i
out
c 1 A/div, time step 200 ms/div.
VII. EXPERIMENTAL RESULTS
A prototype of the QAB for reliability investigation was built
based on a 25 A IGBT open module. This kind of module is
not typically used for dc/dc converters; however, it was pro-
vided by the manufacturer without gel, allowing to track directly
the temperature variations. Due to the absence of the gel, the
prototype has to be operated at lower voltage due to insula-
tion issues. The goal of the test bed is to prove, in simplified
conditions, that a control based on variable virtual resistance
can affect the thermal distribution inside the power module.
Fig. 13(a) shows the configuration of the experimental setup,
where port a and d are connected in parallel to a power supply
at Vsrc = 200 V and port b and c to a load resistor of Rl = 25 Ω.
The other parameters are the same as in the simulations.
Fig. 15 shows a picture of the experimental setup, along with
the oscilloscope and the infrared camera.
To prove the thermal stress variation, the low-load condition
is are emulated by increasing the virtual resistance of the module
under test to twice its value (initially 10Ω) and the high-load
condition is emulated by increasing the virtual resistance of the
other module in parallel.
An IR camera was used to monitor the chip temperature of
the open module (that implements an H-bridge cell) used for the
tests, and the temperature was measured in the steady state after
5 min. Fig. 16(d) shows the measured temperature and (a) shows
the actual waveform of the converter. In the same fashion, equal
load and high load are shown in Fig. 16(e), (b) and Fig. 16(f), (c).
This virtual resistance variation can be performed dynami-
cally, as shown in Fig. 16(g), where the resistance of module c
performs a square wave between 10 and 20Ω with a period of
1 s. The output current is shared proportionally. Such fast vari-
ations of the virtual resistors only represent a proof-of-concept
of the proposed method, while it is expected that the variations
are much slower in operating conditions due to their correlation
with the aging.
VIII. CONCLUSION
The paper is focused on using a QAB as a building block
of a modular dc/dc converter for medium-voltage application.
The use of this topology in conjunction with the proposed con-
trol algorithm enables power routing within the system. The
algorithm is based on a virtual resistor voltage control, where
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(18)
the virtual resistor is related to the accumulated damage of the
power converter cells. The obtained capability of rerouting the
power internally can be used in case of faults or, as it is pro-
posed in this paper, to balance the consumed lifetimes of the
different basic cells. Cells that have been more stressed (i.e.,
they have the lowest remaining lifetime) will see a reduction of
their processed power, and healthier cells will share the load.
Consequently, the power cycles of the stressed cells are reduced
for prevention of a failure and maximization of the time to the
next maintenance.
The theoretical analysis proved the stability of the proposed
control. The state-space model was validated with a compar-
ison with a complete switching model, featuring the para-
sitic elements. Extensive simulations showed the ability of the
proposed concept to reroute the power depending on the re-
maining lifetime of the cells in the system. A QAB prototype
was built to allow monitoring the junction temperature with
an IR camera, proving that the virtual resistor voltage con-
trol can dynamically affect the thermal stress of the power
modules.
APPENDIX
STATE-SPACE MODEL OF THE ADOPTED SYSTEM
For the stability analysis purpose, (5)–(12) are converted into
a state-space model. The state vector V is defined as (16),
and the state derivative is calculate as (17). The actual state
depends also on external stimuli, such as the current drained
from the LV dc-links and the reference signals. These matri-
ces, since they do not intervene in the stability analysis, are
omitted for simplicity. Matrix A is reported in (18) as shown
top of the page, the components relative the MV controller are
omitted for simplicity, since they are common for all the MV
dc-links. In particular, the value −K C H BI2C M V should be added to the
elements A{5,7,9,11,13,15}{5,7,9,11,13,15}, and the value −K
C H B
P
2C M V
to elements A{5,7,9,11,13,15},{6,8,10,12,14,16}.
V =
[
V LV1 ,
˙V LV1 , V
LV
2 ,
˙V LV2 , V
MV
1 ,
˙V MV1 , V
MV
2 ,
˙V MV2 , V
MV
3 ,
˙V MV3 , V
MV
4 ,
˙V MV4 , V
MV
5 ,
˙V MV5 , V
MV
6 ,
˙V MV6 ,
]T
(16)
V˙ = AV. (17)
REFERENCES
[1] R. Teodorescu, M. Liserre, and P. Rodriguez, Grid Converters for Pho-
tovoltaic and Wind Power Systems, vol. 29. Hoboken, NJ, USA: Wiley,
2011.
[2] A. Ipakchi and F. Albuyeh, “Grid of the future,” IEEE Power Energy Mag.,
vol. 7, no. 2, pp. 52–62, Mar./Apr. 2009.
[3] S. Yang, D. Gunasekaran, Y. Liu, U. Karki, and F. Z. Peng, “Application
of transformer-less UPFC for interconnecting synchronous ac grids,” in
Proc. 2015 IEEE Energy Convers. Congr. Expo., 2015, pp. 4993–4999.
[4] L. Mackay, T. G. Hailu, G. C. Mouli, L. Ramirez-Elizondo, J. Ferreira,
and P. Bauer, “From dc nano-and microgrids towards the universal dc
distribution system-a plea to think further into the future,” in Proc. 2015
IEEE Power Energy Soc. Gen. Meeting, 2015, pp. 1–5.
[5] G. De. Carne, G. Buticchi, M. Liserre, and C. Vournas, “Load control using
sensitivity identification by means of smart transformer,” IEEE Trans.
Smart Grid, in press, doi: 10.1109/TSG.2016.2614846.
[6] M. Liserre, G. Buticchi, M. Andresen, G. De Carne, L. F. Costa, and
Z.-X. Zou, “The smart transformer: Impact on the electric grid and tech-
nology challenges,” IEEE Ind. Electron. Mag., vol. 10, no. 2, pp. 46–58,
Jun. 2016.
[7] A. Mohammadpour, L. Parsa, M. H. Todorovic, R. Lai, R. Datta, and
L. Garces, “Series-input parallel-output modular-phase dc-dc converter
with soft-switching and high-frequency isolation,” IEEE Trans. Power
Electron., vol. 31, no. 1, pp. 111–119, Jan. 2016.
[8] M. N. Kheraluwala, R. W. Gascoigne, D. M. Divan, and E. D. Baumann,
“Performance characterization of a high-power dual active bridge dc-to-
dc converter,” IEEE Trans. Ind. Appl., vol. 28, no. 6, pp. 1294–1301,
Nov. 1992.
[9] J. W. Kolar and G. Ortiz, “Solid-state-transformers: Key components of
future traction and smart grid systems,” in Proc. Int. Power Electron. Conf.,
Hiroshima, Japan, 2014, pp. 18–21.
BUTICCHI et al.: LIFETIME-BASED POWER ROUTING OF A QUADRUPLE ACTIVE BRIDGE DC/DC CONVERTER 8903
[10] I. A. Gowaid, G. P. Adam, A. M. Massoud, S. Ahmed, D. Holliday, and B.
W. Williams, “Quasi two-level operation of modular multilevel converter
for use in a high-power dc transformer with dc fault isolation capability,”
IEEE Trans. Power Electron., vol. 30, no. 1, pp. 108–123, Jan. 2015.
[11] S. P. Engel, M. Stieneker, N. Soltau, S. Rabiee, H. Stagge, and R.
W. D. Doncker, “Comparison of the modular multilevel dc converter
and the dual-active bridge converter for power conversion in hvdc and
mvdc grids,” IEEE Trans. Power Electron., vol. 30, no. 1, pp. 124–137,
Jan. 2015.
[12] J. Xu, P. Zhao, and C. Zhao, “Reliability analysis and redundancy config-
uration of MMC with hybrid submodule topologies,” IEEE Trans. Power
Electron., vol. 31, no. 4, pp. 2720–2729, Apr. 2016.
[13] S. Falcones, R. Ayyanar, and X. Mao, “A dc/dc multiport-converter-based
solid-state transformer integrating distributed generation and storage,”
IEEE Trans. Power Electron., vol. 28, no. 5, pp. 2192–2203, May 2013.
[14] L. F. Costa, G. Buticchi, and M. Liserre, “Quad-active-bridge DC-DC con-
verter as cross-link for medium-voltage modular inverters,” IEEE Trans.
Ind. Appl., vol. 53, no. 2, pp. 1243–1253, Mar.–Apr. 2017.
[15] C. Gu, Z. Zheng, L. Xu, K. Wang, and Y. Li, “Modeling and control
of a multiport power electronic transformer (pet) for electric traction ap-
plications,” IEEE Trans. Power Electron., vol. 31, no. 2, pp. 915–927,
Feb. 2016.
[16] A. R. Alonso, J. Sebastian, D. G. Lamar, M. M. Hernando, and A. Vazquez,
“An overall study of a dual active bridge for bidirectional dc/dc conver-
sion,” in Proc. 2010 IEEE Energy Convers. Congr. Expo., Sep. 2010,
pp. 1129–1135.
[17] P. Karlsson and J. Svensson, “DC bus voltage control for a distributed
power system,” IEEE Trans. Power Electron., vol. 18, no. 6, pp. 1405–
1412, Nov. 2003.
[18] M. Musallam, C. Yin, C. Bailey, and M. Johnson, “Mission profile-based
reliability design and real-time life consumption estimation in power elec-
tronics,” IEEE Trans. Power Electron., vol. 30, no. 5, pp. 2601–2613,
May 2015.
[19] M. Andresen, G. Buticchi, and M. Liserre, “Study of reliability-efficiency
tradeoff of active thermal control for power electronic systems,” Mi-
croelectron. Rel., vol. 58, pp. 119–125, 2016. [Online]. Available:
http://www.sciencedirect.com/science/article/pii/S002627141530264X
[20] M. Andresen, M. Schloh, G. Buticchi, and M. Liserre, “Computational
light junction temperature estimator for active thermal control,” in Proc.
2016 IEEE Energy Convers. Congr. Expo., Sep. 2016.
[21] M. Liserre, M. Andresen, L. Costa, and G. Buticchi, “Power routing
in modular smart transformers: Active thermal control through uneven
loading of cells,” IEEE Ind. Electron. Mag., vol. 10, no. 3, pp. 43–53, Fall
2016.
Giampaolo Buticchi (S’10–M’13–SM’17) was born
in Parma, Italy, in 1985. He received the master’s
degree in electronic engineering, in 2009, and the
Ph.D. degree in information technologies, in 2013,
both from the University of Parma, Parma.
In 2012, he was a Visiting Researcher at The
University of Nottingham, Nottingham, U.K. He is
currently a Postdoctoral Research Associate at the
University of Kiel, Kiel, Germany. His research area
is focused on power electronics for renewable energy
systems, smart transformer-fed microgrids, and reli-
ability in power electronics.
Markus Andresen (S’15) received the M.Sc. degree
in electrical engineering and business administration
from Christian-Albrechts-University of Kiel, in 2012.
Since 2013, he has been working toward the Ph.D
degree from the chair of power electronics at
Christian-Albrechts-Unversity of Kiel, Germany.
In 2010, he was an intern in the Delta Shanghai
Design Center at Delta Electronics (Shanghai) Co.,
Ltd., China and in 2017 he was a visiting scholar
at the University of Wisconsin-Madison, USA. His
current research interests include control of power
converters and reliability in power electronics.
Mathias Wutti received the M.Sc degree in electrical
engineering and audio engineering at Graz University
of Technology and the University of Music and Per-
forming Arts, Graz, Austria, in 2016. After receiving
the bachelor’s degree, he moved to Kiel, Germany,
and received the master’s degree in electrical engi-
neering from Christian-Albrechts-University, Kiel.
Since 2016, he has been an Engineer for electrical
design of power electronic modules at Danfoss Sili-
con Power GmbH, Flensburg, Germany.
Marco Liserre (S’00–M’02–SM’07–F’13) received
the B.Sc. and Ph.D. degrees in electrical engineer-
ing from the Bari Polytechnic, in 1998 and 2002,
respectively.
He has been Associate Professor at Bari Polytech-
nic and Professor in Reliable Power Electronics at
Aalborg University (Denmark). He is a Full Professor
and the Head of the Chair of Power Electronics at the
University of Kiel, Kiel, Germany. He has published
more than 300 technical papers (1/3 in international
peer-reviewed journals) and a book at second reprint
and also translated in Chinese. These works have received more than 20 000
citations, for this reason he is listed in ISI Thomson Report “The world’s most
influential scientific minds“ from 2014.
Prof. Liserre received an European ERC Consolidator Grant, one of the most
prestigious in Europe. He is a member of IAS, PELS, PES, and IES. He did serve
all these societies in various capacities such as a Reviewer, an Associate Editor,
Editor, Conference Chairman, or Track Chairman. He has been the founding
Editor-in-Chief of the IEEE INDUSTRIAL ELECTRONICS MAGAZINE, the found-
ing Chairman of the Technical Committee on Renewable Energy Systems, and
the IES Vice President responsible of the publications. He has received several
IEEE Awards.
